Fast development of quantum information processing and its particular realization based on superconducting quantum bits ͑qubits͒ give rise to the need of development of fast low noise support electronics. Fully scalable solutions require the control circuits to be placed near qubits, i.e., at temperature far below 1 K, which significantly limits power dissipation of the control electronics. Nowadays single-flux quantum ͑SFQ͒ digital circuits 1 are considered as promising classical devices for qubit support: they are very fast and operate at low temperature and their power dissipation is substantially smaller as compared to that of semiconductor devices. In spite of rather low power dissipation and high sensitivity, SFQ logic requires significant modification for operation at sub-Kelvin temperatures. The direct rescaling of the existing SFQ circuits can be realized by the reduction of the operation frequency and critical currents of the junctions. 2, 3 The final choice of SFQ circuit parameters is determined by a compromise between required speed and possible level of power dissipation. The commercial technological standards for niobium trilayer fabrication process set additional limitations to the circuit parameters.
Josephson junction ͑JJ͒ based balanced comparator 4-6 is a basic element of the family of SFQ digital electronics and it can be used for testing new approaches and solutions aimed at developing new milli-Kelvin SFQ circuits. In the regime where thermal fluctuations dominate over quantum effects strong dependence on temperature of the comparator uncertainty zone ͑gray zone͒ 2, 5, 6 can be utilized for measurements of the electronic temperature in SFQ circuits. Moreover, the width of the gray zone directly characterizes current ͑or magnetic flux͒ sensitivity and noise properties of SFQ circuits. In this letter we report on the results of our approach to fabricating SFQ circuits with special attention to cooling of resistors and demonstrate operation of SFQ comparators with high current resolution and low power dissipation at bath temperatures down to 30 mK.
A few important issues should be solved to satisfy the requirements for operation of SFQ circuit at bath temperatures below 100 mK. Main dissipation elements in SFQ circuits are bias and shunt resistors. The noise characteristics of the SFQ circuits are mainly determined by shunt resistors and the effect of power dissipation in bias resistors can be reduced by keeping them on a separate chip. We focus our attention to the influence of the shunt resistors and junction parameters which significantly affect operation of SFQ circuits at low temperature. The energy dissipated in a shunt resistor during one switching event is Q Ϸ I c ⌽ 0 , where I c is a critical current of the junction and ⌽ 0 = h /2e is the flux quantum. The power dissipation is then proportional to the operation frequency f: P Ϸ fI c ⌽ 0 . As it follows from this equation reduction of both the critical current and operation frequency leads to lower dissipation in SFQ circuits. There are reasons why one should not lower these values indefinitely. High operation speed being the main advantage of SFQ logics allows one to process a reasonable number of operations during the coherent evolution of a qubit. From this point of view operation frequency should be several gigahertz or higher. Maximum operation frequency of JJ based logic should be well below the plasma frequency of the junction, which in the case of niobium trilayer process requires the critical current density to be above 10 A / cm 2 for f = 2 GHz. This level is in line with the technological limits: 30 A / cm 2 is the lowest commercially available current density. In the situation of fixed critical current density, reduction of the JJ critical current is limited by lithography resolution and, finally, for the 30 A/cm 2 process, reasonable JJ critical current is of the order of a few microamperes. As a result the power dissipation in shunt resistor ͑assuming I c =2 A and f = 2 GHz͒ can be reduced to 8 pW.
The main bottleneck of electron cooling in the resistor is electron-phonon coupling which is relatively weak at subKelvin temperatures. Electron temperature T e and the lattice temperature T p in the resistor are related as follows: 7, 8 9 This indicates that electron-phonon heat transport depends on the resistor volume. It was demonstrated recently that in the case of standard resistor size ͑⌳ Ϸ 10 m 3 ͒ and power dissipation of 10-20 pW, electron temperature in a shunt resistor was about 500 mK, even when bath temperature was below 100 mK. 2 The volume of a shunt resistor realized as a thin resistive film ͑with thickness of 40-100 nm͒ can be increased only up to 100-500 m 3 without introducing harmful parasitic capacitance. Further cooling of electrons can be achieved by connecting to the resistors cooling fins with large volume and high thermal conductivity. 2, 3 Following these requirements Nb trilayer process with an additional 800 nm thick copper layer 10 has been developed for sub-Kelvin SFQ circuits. Theoretical analysis of thermal budget of circuits with reduced critical currents and low operation frequency predicts a possibility to reduce electron temperature in shunt resistors to below 100 mK. 3 A balanced SFQ comparator 4,5 consists of two identical overdamped JJs ͓J1 and J2 in Fig. 1͑a͔͒ biased in series by dc I bias below critical current. SFQ pulses generated by a driver ͑a JJ biased by constant voltage͒ are applied to the comparator. SFQ pulses escape from the circuit either via junction J1 or via J2 depending on the sign of the signal current I x . Thermal and quantum fluctuations introduce uncertainty between these two processes. Detailed theoretical analyses of the gray zone for the balanced comparator have been done, 4, 11 and the theoretical model demonstrates good agreement with experiment. 5, 6 At relatively low SFQ pulse repetition rate, the dependence of switching probability ͑p͒ of one of the two junctions on signal current I x is described by an error function and the probability density dp / dI x is represented by a Gaussian distribution. The gray zone of the comparator ⌬I x is usually defined as [4] [5] [6] 11 ⌬I x ϵ ͯ dp dI x ͯ p=1/2 −1 .
͑1͒
Thermal noise limits sensitivity of the balanced comparator at high temperatures, while at low temperatures quantum noise starts to dominate. The crossover temperature T * between thermal and quantum limits is determined by comparator parameters: T * Ӎ eV c / k B , where V c = I c R s . According to conventional SFQ design priorities the value of shunt resistors, R s , in SFQ circuits corresponds to the critical damping ␤ Ӎ 1. Furthermore, higher resistance value is desirable for the reduction of current noise generated by shunt resistor. However, in order to scale the gray zone down with the reduction of temperature, the comparator should be in the thermal limit at the lowest bath temperature ͑or, more exactly, at the lowest electron temperature of shunt resistors͒, which may require stronger damping via the reduction of resistance of shunts. The width ⌬I x of the "gray zone" in the regime dominated by thermal fluctuations depends on JJ critical current and temperature as ͑see, e.g., Refs. 4 and 11͒
Here I T =2k B T / ⌽ 0 and ␣ is a dimensionless parameter of order unity determined by comparator and driver characteristics. The comparators ͑Fig. 1͒ were fabricated using 30 A/cm 2 Nb trilayer process with an additional 800 nm thick Cu layer used for heat sinks of shunt resistors and with the following parameters: I c = 2.1 A and R s = 15.4 ⍀. For these parameters, the junctions are overdamped, and the crossover temperature T * between the regimes of thermal and quantum fluctuations is 120 mK. The volume of the cooling fins is about 4 ϫ 10 5 m 3 . The comparator with similar parameters but without cooling fins was fabricated on the same chip in order to compare operation of the two devices. Figures 1͑b͒ and 1͑c͒ illustrate practical implementation of cooling fins in SFQ circuits.
The measurement procedure is based on the idea suggested in Ref. 6 : the width ⌬I x of the gray zone can be obtained by the measurements of dc voltage V across one of the comparator junctions as a function of the applied current I x . To increase the accuracy of the gray zone measurements we perform modulation measurements with a lock-in technique: the low frequency ͑5-20 Hz͒ modulation of I x is used and the corresponding low frequency ac voltage across the comparator junction is measured. This way we measure directly the probability density dp / dI x . The measurements were carried out at the frequency range essentially below the plasma frequency where the dependence of dp / dI x on I x does not deviate noticeably from Gaussian. Typical measured dc voltage across comparator junction J1 and probability distri- bution for the comparator with cooling fins at bath temperature of 59 mK are presented in Fig. 2 . The value of the gray zone was derived from a Gaussian fit of experimental data ͑solid line in Fig. 2͒ . The difference between the gray zone values calculated from fitting results and those directly from experimental data using Eq. ͑1͒ was below 5% for the data presented below. At higher operation frequencies ͑above 5 GHz͒ the measured probability distribution starts to deviate from the Gaussian form which was used to identify the upper operation frequency of the comparator.
Temperature dependence of the gray zone for the comparators without and with cooling fins operating at 3 GHz is presented in Fig. 3 . The solid line corresponds to the theoretical prediction for the thermal limit ͓Eq. ͑2͔͒, assuming that the effective electron temperature of the resistors coincides with the bath temperature T. The saturation temperatures are very different for the two comparators. Whereas the gray zone of the comparator without cooling fins saturates at the value corresponding to T e Ӎ 400 mK, the comparator with cooling fins demonstrates further reduction of the gray zone with saturation temperature well below 200 mK. The observed saturation of the gray zone for the comparator without cooling fins is clearly above quantum limit and is caused by overheating of electrons. The saturation temperature for the comparator with cooling fins is only slightly higher than the crossover temperature T * = 120 mK for this comparator, and in this case the quantum fluctuations seem to affect the final width of the gray zone.
Subsequent increase of the comparator resolution can be achieved by further reduction of the critical current. The optimal way to achieve this without degradation of frequency characteristics of the comparator is the reduction of junction size. Due to the resolution of lithography we reduced the critical current by the reduction of the critical current density down to 10 A / cm 2 . In this case the maximum operation frequency of a balanced comparator was only slightly above 2 GHz, but it was enough to demonstrate increase of sensitivity. The temperature dependence of the gray zone for the comparator with cooling fins and reduced critical current ͑I c = 0.6 A, R s = 15.4 ⍀͒ is presented in Fig. 3 . The increase of the comparator resolution is obtained due to both lower critical current and lower power dissipation. High current resolution and low equivalent noise temperature achieved confirm the good perspectives of SFQ circuits as control electronics for sub-Kelvin temperatures.
In summary, we presented an approach for the design of sub-Kelvin SFQ circuits with reduced power dissipation and improved cooling of shunt resistors. We have fabricated and tested a basic SFQ circuit-a balanced comparator-at bath temperatures down to 30 mK. Due to reduced power dissipation and improved cooling of the shunt resistors the effective noise temperature of SFQ devices can be reduced to below 50 mK, and the current resolution of SFQ comparators can be as high as 40 nA at 2 GHz sampling rate. This work was supported by Academy of Finland and "RSFQubit" FP6 project of the European Union. 
